Abstract-A basic approach to improve the filtering capability of a standard phase-locked loop (PLL) is to incorporate a moving average filter (MAF) into its control loop. This improvement, however, is at the cost of a slow transient response for the PLL, which is undesirable in most applications. It is shown in this paper that this problem can be alleviated by adding a phase-lead compensator in the MAF-PLL control loop. The effectiveness of the suggested approach is confirmed through numerical results.
I. INTRODUCTION
T HE phase-locked loop (PLL) is a closed-loop feedback control system that is used in a variety of applications, particularly for synchronization and control of power electronicbased devices [1] - [3] . In recent years, with the proliferation of new grid-connected equipment and growing interest toward the generation of power based on the renewable energy sources such as wind and solar, the importance of PLLs has increased [4] .
To improve the filtering capability of a standard PLL under adverse grid conditions, different approaches have been proposed. A basic method is to include a moving average filter (MAF) into its control loop. Using the in-loop MAF, however, causes a considerable phase delay in the PLL control loop and, therefore, slows down its transient response. To deal with this challenge, several approaches such as using a quasi-type-1 PLL structure [5] , removing the in-loop MAF(s) and placing them before the input of the PLL [6] , using a hybrid type-1/type-2 PLL structure [7] , etc., have been proposed in the literature.
To improve the dynamic response of the standard MAF-PLL, including a phase-lead compensator in the MAF-PLL control loop is suggested in this paper. The effectiveness of the suggested approach is confirmed through numerical results. Fig. 1 shows the structure of a standard MAF-PLL, which consists of a conventional synchronous reference frame PLL (SRF-PLL) with two MAFs. The MAF is a linear phase filter that is described in the continuous and discrete domains as
II. STANDARD MAF-PLL
where T w is the MAF window length, and N is the number of samples within the window length of the MAF. The MAF enables the PLL to effectively block the grid disturbances but at the cost of slowing down its transient response. To better visualize this fact, Fig. 2 shows the openloop Bode plot of the standard MAF-PLL. In obtaining this plot, the MAF window length is set to half of the fundamental period, i.e., T w = T /2 = 0.01 s, to block the even-order harmonic components in the PLL control loop (which correspond to the odd-order harmonic components in the PLL input), and the proportional and integral gains are selected using the symmetrical optimum method to provide a phase margin (PM) of around 45
• for the MAF-PLL [8] . In Fig. 2 , it can be observed that the crossover frequency of the MAF-PLL is rather low, which implies that the PLL suffers from a slow transient response.
III. PHASE-LEAD COMPENSATOR
To enhance the dynamic performance of the MAF-PLL, the phase delay caused by the MAF should be compensated. A simple approach for achieving this objective is including a phase lead compensator into the MAF-PLL control loop. The transfer function of the compensator should almost be the inverse of MAF transfer function to effectively compensate the phase lag induced by the MAF. Equation (3) describes such compensator [9] 
in which r ∈ [0 1) is called the attenuation factor; N , as previously defined, is the number of samples within the MAF window length; and k = (1 − r N )/(1 − r) is a simple gain that normalizes the dc gain of the compensator. Fig. 3 shows the frequency response of the MAF and the cascade connection of MAF and phase-lead compensator for three different values of r: r = 0.95, r = 0.97, and r = 0.99. It can be observed that the phase-lead compensator can effectively compensate the phase delay caused by the MAF by selecting a close to unity value for r. In this paper, r = 0.99 is selected.
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See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. Fig. 4 shows the structure of the MAF-PLL with phaselead compensator. From Fig. 4 , the small-signal model of this PLL can be simply obtained, as shown in Fig. 5 , in which Δ denotes perturbation around the nominal operating points. According to this model, the open-loop transfer function can be obtained as
IV. MAF-PLL WITH PHASE-LEAD COMPENSATOR
In Fig. 3 , it can be observed that the cascade connection of the MAF and the phase-lead compensator provides a close to unity (0 dB) gain with a near-zero phase at low frequency range (frequencies lower than the first notch frequency). Therefore, the underlined term in (4) can be neglected, and (4) can be approximated at low frequency range by
Using (5), the closed-loop transfer function of the PLL can be obtained as
where ζ is the damping factor, and ω n is the natural frequency. To achieve the best damping ζ = 1/ √ 2 is chosen and to obtain a fast transient response ω n = 2π20 rad/s is selected. These selections give the proportional and integral gains as k p = 2ζω n = 177.71 and k i = ω 2 n = 15791.
V. SIMULATION RESULTS
In this section, the effectiveness of the suggested PLL structure is confirmed through simulation results. Simulations are carried out in MATLAB/Simulink environment. Throughout the simulation studies, the sampling frequency is fixed at 10 kHz, and the nominal frequency is set to 50 Hz.
To further highlight the effectiveness of the proposed PLL structure, the conventional SRF-PLL and the standard MAF-PLL are also implemented and compared with the proposed PLL structure. In designing the control parameters of the SRF-PLL, the optimum damping factor ζ = 1/ √ 2 and the same bandwidth as that of the proposed PLL structure is considered. The SRF-PLL also uses a MAF in its d-axis to provide an estimation of grid voltage amplitude for amplitude normalization purpose. Designing the control parameters of the standard MAF-PLL, as aforementioned, is carried out using the symmetrical optimum method. Table I summarizes the control parameters of all PLLs, and Fig. 6 shows their open-loop Bode plots. Figs. 7 and 8 show the simulation results when the grid voltage undergoes a phase angle jump of +20
• and a frequency step change of +3 Hz, respectively. It can be observed that the dynamic response of the proposed PLL is as good as that achieved by the SRF-PLL. The MAF-PLL, however, suffers from a slow transient response. See Table II for details. Fig. 9 shows the simulation results under distorted and unbalanced grid condition. The parameters of grid voltage in this test are summarized in Table III . To analyze the effect of grid frequency variations on the filtering capability of PLLs, a step change of −3 Hz in the grid frequency is also programmed in this test. The detailed results can be found in Table II . It can be observed that, regardless of the value of the grid frequency, the standard MAF-PLL represents an excellent filtering capability, and the SRF-PLL shows poor filtering capability. The filtering capability of the proposed PLL is the same as that of MAF-PLL when the grid frequency is at its nominal value; however, it tends to worsen with increasing the deviation of grid frequency from its nominal value. Anyway, the grid frequency changes in a very limited range around its nominal value in most applications; however, for those applications where drastic change of frequency is expected, the filtering capability of the proposed PLL can be simply improved by adapting MAFs and phase-lead compensator to the grid frequency variations using one of the following ways: 1) feeding back the frequency estimated by the PLL to these units; and 2) using a variable sampling frequency [10] . It should be mentioned that the application of the second method may not be always possible as the PLL is often a small part of a more complex system that its restrictions may not allow using a variable sampling frequency [8] , [11] .
The simulation results shown in Fig. 10 compare the performance of the proposed PLL, SRF-PLL, and MAF-PLL for different levels of voltage sags at phase A of the grid voltage. The amplitudes of phases B and C are fixed at 1 p.u. during this test. Similar to the previous test, the MAF-PLL yields a very good performance regardless of the value of the grid frequency, whereas the SRF-PLL exhibits a very poor performance. The performance of the proposed PLL is quite good when the grid frequency is close to its nominal value; however, its performance may not be acceptable in the presence of large variations in the grid frequency and severe voltage sags. In such scenarios, as aforementioned, the PLL performance can be improved by adapting the MAFs and the phase-lead compensator to the grid frequency variations.
The last line in Table II compares the PM of all PLLs. The PM of the proposed PLL is higher than that of the MAF-PLL and lower than that of the SRF-PLL. 
VI. CONCLUSION
In this paper, it has been shown that the dynamic response of the standard MAF-PLL can be improved by including a phase-lead compensator in its control loop. The effectiveness of the proposed PLL structure was confirmed through numerical results and comparison with the standard MAF-PLL and the conventional SRF-PLL.
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